Figure 4.7 Parallel Processor Architectures