Figure 11.2 DMA and Interrupt Breakpoints During an Instruction Cycle